Skip to content
Review Open access

A Review of Machine Learning in Embedded Space Systems: Challenges, Techniques, and Future Directions

2026 · IEEE Access · Vol 14, pp. 103896-103928 · 0 citations · 90 references
Computer Science

TL;DR

This review provides a comprehensive examination of the state of the art in ML for microsatellites, highlighting the constraints inherent in low-power hardware and identifying strategies to overcome them and outlining the most compelling current and future applications.

Abstract

In the quest for advanced autonomy and real-time data analysis, microsatellites such as CubeSats increasingly rely on embedded machine learning (ML) to meet demanding mission objectives. However, the limited power, memory, and processing resources on these platforms introduce significant challenges to algorithm design, performance, and reliability. This review provides a comprehensive examination of the state of the art in ML for microsatellites, highlighting the constraints inherent in low-power hardware and identifying strategies to overcome them. We begin by exploring model compression, lightweight architectures, and specialized software frameworks—including reusable, flight-software-integrated deployment approaches—that enable efficient onboard inference. Commercial off-the-shelf (COTS) hardware options—ranging from microcontrollers and Field-Programmable Gate Arrays (FPGAs) to System-on-Chip (SoC) devices with integrated Graphics Processing Units (GPUs)—are then discussed, emphasizing their relative merits and trade-offs under Size, Weight, and Power (SWaP) constraints. Drawing on a survey of key missions and research efforts, we outline the most compelling current and future applications, including autonomous navigation, Earth observation, and data filtering. We conclude with a timeline of notable ML-enabled CubeSat missions, synthesizing lessons learned and pinpointing open research issues, such as resilience to radiation, extreme model compression, and standardization. By unifying these insights, the review illuminates practical paths for designing robust, energy-efficient, and mission-ready ML solutions for space environments.

Read PDF

Similar papers

Review Open access Aug 2026

Analysis of Research Progress on Deployment Methods for Deep Learning Models on FPGAs

A systematic review of FPGA-based DL deployment from a cross-layer perspective spanning model, compiler, architecture, runtime, and electronic design automation (EDA) is presented, highlighting that reliable cross-study comparison requires careful consideration of model configuration, precision, execution phase, batch...

Shuo Wang, Lei Chen, Chunsheng Tian et al. · 0 citations
Review Aug 2026

AI Hardware Accelerators for Large Language Models: Architectures and the Memory Wall

This review surveys the full landscape of AI hardware accelerators for LLMs, including general-purpose GPUs, custom ASICs, reconfigurable FPGAs, processing-in-memory and near-memory architectures, and emerging neuromorphic and photonic approaches across cloud and edge deployment.

Siddharth Patel, Rohit Singh · 0 citations
Open access Aug 2026

OSCAR: An Open-Source Flexible and Hierarchical AI Accelerator Generator with Accurate Power Model

A novel open-source framework named OSCAR is proposed, which, given a set of hardware and workload specifications, provides architecture-level power estimation and can also automatically generate Chisel and synthesizable RTL of the custom AI chip.

J. Mok, Qi-Jun Zhang, Di Pang et al. · 0 citations
Review Sep 2026

The future of computing architecture: Evaluating RISC-V’s transformative potential

This review bridges the gap by categorising and evaluating RISC-V advancements in key domains, including processor cores, system-on-chip architectures, ecosystem growth, software support, and hardware development platforms.

V. Preetha, C. V. Raghu · 0 citations
Conference Aug 2026

Designing and Building an FPGA Accelerator That Uses Less Energy for DNN Inference

Deep Neural Networks (DNNs) are critical to modern AI applications, yet their deployment on standard CPUs and GPUs is constrained by high power consumption and computational latency, particularly in resource-constrained edge environments. To address these limitations, this paper presents the design and implementation o...

P. V. G. K. Rao, Dudekula Raziya · 0 citations
Review Aug 2026

Model Compression and Hardware-Aware Acceleration for Deep Learning on FPGAs: A Co-Design Taxonomy and Comparative Analysis

This survey restricted the scope to FPGAs alone and organized 25 compression-hardware co-design case studies into a five-category taxonomy defined by which FPGA resources each strategy primarily reshapes, formalizing six open challenges: toolchain fragmentation, accuracy--efficiency characterization, automated mixed-pr...

Peter Forcha, H. Kajekusumadhar, Mbua Peter et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.