Multi-Operand In-Memory Computation Using Quad-Read 12T SRAM
In-memory computing (IMC) has emerged as a viable paradigm to overcome the limitations of the Von Neumann bottleneck, which limits frequent data transfer between memory and the CPU. Enabling two-operand Boolean and arithmetic operations within the SRAM array gives efficient data computing while multi-operand computatio...