A unified analysis of attacks on chiplet systems, the integration of Large Language Models into Electronic Design Automation (EDA) flows, and how LLM systems can advance hardware security efforts for modern systems, including chiplets is provided.
Abstract
The semiconductor industry is undergoing a dual revolution: the shift toward heterogeneous 2.5D chiplet systems and the integration of Large Language Models (LLMs) into Electronic Design Automation (EDA) flows. While these paradigms offer unprecedented benefits in yield, modularity, design productivity, etc., they radically expand the hardware attack surface. This paper provides a unified analysis of these frontiers, ranging from attacks on chiplet systems (including hardware stacks for LLM acceleration) across architectural, logical, and physical levels, to various exploits against LLM-driven EDA pipelines. To secure chiplet systems, we review a powerful defense approach that leverages 2.5D split manufacturing and active interposers for physically isolated Root of Trust (RoT) architectures. To secure LLM-driven EDA pipelines, we first identify native threats and then review state-of-the-art defense techniques. Finally, we discuss how LLM systems can advance hardware security efforts for modern systems, including chiplets.
Stakeholder-specific recommendations for academia, industry, and government to transition HRE from isolated research silos toward a collaborative discipline capable of assuring increasingly complex, global hardware supply chains are derived.
Zehra Karadağ, Simon Klix, René Walendy et al.· 0 citations
Hardware serves as the root of trust in modern computing systems, making Hardware Reverse Engineering (HRE) essential for security assurance—from design verification and supply-chain integrity to vulnerability discovery. We scope HRE to netlist recovery and its subsequent analysis, spanning the three subdomains of Inte...
Zehra Karadağ, Simon Klix, René Walendy et al.· IACR Transactions on Cryptog...· 0 citations
As next-generation systems become increasingly complex and interconnected, they face the burden of new and numerous critical security challenges. Capability Hardware Enhanced RISC Instructions (CHERI) has emerged as a promising technology to mitigate memory safety vulnerabilities, one of the major security threats in c...
Bruno Sá, D. Ferraro, Everton de Matos et al.· ACM Computing Surveys· 0 citations
The rise of chiplet-based AI accelerators creates a critical security gap: untrusted, black-box components can introduce malicious backdoors, yet their nature renders traditional software defenses impractical. To close this gap, we propose TrustNoC, the first trustworthy interposer architecture that embeds a novel back...
Seven compositional design principles for platform security architects and OEM integration engineers are developed, bringing up hardware roots of trust (HRoT), ARM TrustZone-based trusted execution environments (TEEs), TPM 2.0, and integrated security processors such as Microsoft Pluton.
Madhav Narayan Bhat· International journal of com...· 0 citations
Modern computing systems are transitioning from large-scale monolithic SoCs toward modular heterogeneous chiplet systems. The smaller chiplets are integrated on a substrate/interposer and connected using a Network-on-Package. Chiplet-based integration brings several new advantages such as performance improvement and co...
Sneha Swaroopa, Nader Sehatbakhsh· Midwest Symposium on Circuit...· 0 citations
We use cookies to run the site and, with your consent, for analytics and to show ads.
See our Cookie Policy.
