Skip to content
Conference Open access

A Hybrid Analog–Digital Dynamic Compute-in-Memory Architecture with Workload-Aware Dynamic Mode Selection for Edge AI

Sep 2026 · 2026 7th International Conference on Smart Electronics and Communication (ICOSEC) · pp. 782-787 · 0 citations · 20 references

TL;DR

A Hybrid Analog-Digital Dynamic Compute-in-Memory (HAD-DCIM) architecture that integrates analogue accumulation with effective digital refinement using a workload-aware dynamic mode-selection mechanism and is suggested that HAD-DCIM is a very effective, accurate, and flexible solution for edge-AI applications that don't have a lot of power.

Abstract

By cutting down on the amount of data that needs to be sent back and forth between memory and processor units, Compute-in-Memory (CIM) architectures make deep neural network workloads more efficient and save energy. On the other hand, current mixed-signal CIM systems have problems with phase-change-memory-based crossbars, analog-to-digital-converter-less hybrid designs. This research introduces a Hybrid Analog-Digital Dynamic Compute-in-Memory (HAD-DCIM) architecture that integrates analogue accumulation with effective digital refinement using a workload-aware dynamic mode-selection mechanism. The proposed architecture is evaluated using a custom Python-based behaviour model. The model calculates latency, leakage power and overall power consumption. Experiments are performed on convolutional, fully connected and single head attention layers at an operating frequency of 600MHz. Unlike traditional designs like PCM CIM, HCiM, and AIMC Simulated testing shows that HAD-DCIM can cut latency by up to 20% and gives 8.7ns, lower leakage energy of 35.5pJ which is reduced by 35%, dynamic power consumption of 0.020mW which also reduced by 25%. It also provides energy efficiency of 6.7 TOPS/W which is improved by 20% than the existing designs. These results suggest that HAD-DCIM is a very effective, accurate, and flexible solution for edge-AI applications that don't have a lot of power.

Read PDF

Similar papers

Conference Open access Sep 2026

Hybrid RRAM-SRAM Computing-in-Memory Architecture Enabling Inference and Fine-Tuning

The hybrid RRAM-SRAM CIM architecture that enables inference and finetuning is proposed and achieves the higher peak energy efficiency of 20.76 TOPS/W, outperforming the state-of-the-art by 2.30×.

Yuxuan Huang, Jia-Wei Su, Han Jin et al. · 0 citations
#edge computing Preprint Sep 2026

FlexSpIM: An Event-Based Digital Compute-In-Memory Accelerator with Flexible Operand Resolution and Layer-Wise Hybrid Stationarity

FlexSpIM, a digital CIM architecture supporting arbitrary operand resolution and shape within a unified storage for weights and neuron states, is introduced, enabling a layer-level hybrid weight- and output-stationary dataflow, maximizing operand reuse and reducing costly on- and off-chip data movement during SNN execu...

Nicolas Chauvaux, Adrian Kneip, Charlotte Frenkel · 0 citations
Conference Open access Oct 2026

CIM-Blocks: A Synthesizable Multi-Precision Compute-in-Memory CGRA with Bit-Serial Data Reuse

Neural networks (NN) for edge AI require efficient execution to balance performance, power, and flexibility. Since NN models evolve rapidly and exhibit different quantization sensitivities, accelerator architectures must support multiple precisions and convolution structures while maintaining energy efficiency. Coarse-...

Tobias O. M. van Hommelen, Manil Dev Gomony, Henk Corporaal · 0 citations
Open access Sep 2026

Precision-Reconfigurable Zero-Skipping SRAM Compute-in-Memory Architecture for Energy-Efficient Edge-AI Acceleration

This work proposes a Precision-Reconfigurable Zero-Skipping SRAM-CIM (PRZS-CIM) architecture that combines bit-serial exact multiply-accumulate decomposition, 4/6/8-bit precision control, row-level zero gating, and all-zero bit-plane suppression.

Bitla Prabhakar T. Satyanarayana, Dr. Malothu Amru, Dr. Somala Rama Kishore · 0 citations
#artificial intelligence Preprint Oct 2026

X-OPM: Explainable Automatic Digital On-Chip Power Modeling for Enhanced Robustness

Proactive power management systems reduce processor dynamic power through runtime power prediction and power-aware scheduling. Accurate, stable and low-overhead digital on-chip power meters (OPMs) are crucial for improving the prediction quality. Recent studies have explored various modeling methods, including using li...

Jing-Bo Jiang, Xi-Zi Chen, Jian Peng et al. · 0 citations
Preprint Sep 2026

Energy-Oriented CGLA Mapping of a Memory-Polynomial Digital Predistortion Kernel

Memory-polynomial digital predistortion evaluates a small fixed coefficient set over a sliding input history, so its reduction step is a complex-MAC workload with local reuse, so its reduction step is a complex-MAC workload with local reuse.

Takuto Ando, Yasuhiko Nakashima · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.