Skip to content

Performance evaluation of rounding based high speed approximate multiplier for multimedia applications

Aug 2026 · Multimedia tools and applications · Vol 85 · 0 citations · 48 references

TL;DR

These CNN models employing the proposed AM are able to gain better classification accuracy in both image and audio types of data sets than models that are trained considering existing AMs, demonstrating the appropriateness of the proposed design for error-tolerant and high-performance computing.

View source

Similar papers

Open access Dec 2026

Design of Error Efficient Inaccurate 3:2 Compressor for Approximate 8×8 Multiplier

Experimental results indicate that the proposed multiplier provides favorable accuracy–efficiency trade-offs and application-level validation using image multiplication and image convolution further demonstrates improved perceptual quality measured through PSNR and SSIM.

Srinivasa Gupta Noolu, Mosa Satya Anuradha, Krishna Veni Sahukara · 0 citations
Open access Sep 2026

Energy-efficient approximate multipliers and adders for multimedia computing applications: Design and evaluation of novel optimized arithmetic circuits with enhanced accuracy

Advanced electronics have become an integral part of human life, from smartphones in our pockets to modern vehicles on the road to satellites orbiting the Earth. Power consumption has become a major constraint in these applications. Approximate computing (AC) has emerged as one of the most promising paradigms and is pe...

Komathy Vanitha Krishnan, N. Priya, Manikandan D et al. · 0 citations
Open access Sep 2026

Frontier-Aware Compensated Truncated Multiplier for Energy-Efficient Edge-AI VLSI Datapaths

Approximate multiplication is attractive for VLSI accelerators used in image processing, digital signal processing, and edge artificial intelligence because many workloads can tolerate bounded numerical error in exchange for reduced switching and arithmetic complexity. This work presents a frontier-aware compensated tr...

Bitla Prabhakar T. Satyanarayana, Dr. Malothu Amru, Dr. Somala Rama Kishore · 0 citations
Conference Aug 2026

Design and ASIC Implementation of a Reconfigurable Hybrid Approximate MAC Architecture for Energy-Efficient Computing

This work presents a suitable design as well as implementing a reconfigurable 32-bit Multiply-Accumulate (MAC) unit based on a hybrid approximate adder architecture aimed at energy-efficient VLSI applications. The proposed design partitions the adder into three segments according to bit significance: an 8-bit approxima...

Tangella Haswanth, Debashish Dash · 0 citations
Conference Aug 2026

A Study on Stochastic Number Systems and Computing Architectures for Low-Power and Fault-Tolerant VLSI Systems

This paper aims to showcase an in-depth study of a stochastic system that could be used in complex systems rather than going for traditional methods. A stochastic system works with an approximation technique where exact accuracy may be moderately compromised compared with a conventional binary system, but even though w...

Diya Cabral, Nimmy M. Philip, Anoop E. G. et al. · 0 citations

We use cookies to run the site and, with your consent, for analytics and to show ads. See our Cookie Policy.